应届毕业生
学历不限
2025-02-05 19:24:21
1904人关注
职位描述
该职位还未进行加V认证，请仔细了解后再进行投递！
职责描述:
1.Work closely with process RD team to develop DRC/LVS for design readiness.
2.Provide customer support to world-wide leading design house.
3.Initial more innovation to continue optimize development efficiency.
4.Work closely with various departments (Physical design/integration/Device RD/Product/ESD) on their design requirements.
5.Work closely with EDA partner for tool qualification and methodology enhance.
任职要求:
1.Good knowledge of semiconductor FEOL/BEOL process and chip design concepts. Solid understanding of device physics, Layout design is a plus.
2.Knowledge of EDA partner (Mentor, Synopsys, Cadence, etc.) tools suite is a plus. Especially Laker /Virtuoso /Calibre.
3.Scripting and programming experience using several of the following: Perl, Python, C, C , TCL, Skill.
4.Ability to work across teams to drive a solution, problem solver and self-motivated.
5.The ideal candidate will have experience in DRC/LVS development.
6.MS or above in EE, CS related fields.
招聘人数：1人
注：联系我时，请说是在海沧人才网上看到的。
工作地点
地址：南京江宁区南京-江宁区九龙湖
求职提示：用人单位发布虚假招聘信息，或以任何名义向求职者收取财物（如体检费、置装费、押金、服装费、培训费、身份证、毕业证等），均涉嫌违法，请求职者务必提高警惕。
职位发布者
HR
台积电(南京)有限公司
-
电子技术·半导体·集成电路
-
200-499人
-
外商独资·外企办事处
-
浦口经济开发区紫峰路16号
